Normally, When a bus bridge sees a transaction on just one bus that need to be forwarded to the opposite, the first transaction need to wait around right until the forwarded transaction completes just before a result's All set. One notable exception happens in the situation of memory writes. Here, https://nathanlabsadvisory.com/nerc-cip-compliance/